CLAIMS

WHAT IS CLAIMED:

5

10

15

20

1. A method of forming at least one field effect transistor on a semiconductive substrate, the method comprising:

forming at least one gate structure above an active region of said at least one transistor;

implanting ions of at least one material through the portions of the surface of said substrate not covered by said at least one gate structure by exposing the surface of said substrate to at least one ion beam of said at least one material so as to substantially amorphize the exposed portions of said surface to a predefined depth;

wherein said at least one ion beam is kept at a tilt angle with respect to a direction perpendicular to said surface of said substrate.

- 2. The method of claim 1, wherein said tilt angle is selected between 10 and 80 degrees.
- 3. The method of claim 1, wherein said at least one material comprises heavy inert ions.
 - 4. The method of claim 3, wherein said heavy inert ions comprise one of xenon, germanium, silicon, argon, or a combination thereof.

- 5. The method of claim 1, wherein the implanting energy is in the range of approximately 50-150 keV.
- 6. The method of claim 1, wherein the implanting dose is in the range of approximately $1 \times 10^{11}/\text{cm}^2$ to $1 \times 10^{14}/\text{cm}^2$.
 - 7. The method of claim 1, wherein said semiconductive material comprises one of silicon and germanium.
- 10 8. The method of claim 1, wherein said field effect transistor is one of an NMOS and a PMOS transistor.

20

- 9. The method of claim 1, wherein said substrate is rotated approximately 180 degrees about an axis perpendicular to said surface at least once during implanting.
- 10. A method of forming at least one field effect transistor on a semiconductive substrate, the method comprising:

forming at least one gate structure above an active region of said at least one transistor;

implanting ions of at least one first material during a first implantation step through
the portions of the surface of said substrate not covered by said gate structure
by exposing the surface of said substrate to at least one ion beam of said at
least one first material so as to substantially amorphize the exposed portions of
said substrate to a predefined depth;

implanting ions of a first predefined conductivity type during a second implantation step through the portions of the surface of said substrate not covered by said gate structure so as to form halo structures into the amorphized portions of said substrate;

5

wherein during said first implantation step said ion beam is kept at a tilt angle with respect to a direction perpendicular to the surface of said substrate.

10

- 11. The method of claim 10, wherein said tilt angle is in the range of approximately 10 to 80 degrees.
- 12. The method of claim 10, wherein said at least one first material comprises heavy inert ions.
- 13. The method of claim 12, wherein said heavy inert ions comprise one of xenon, germanium, silicon, argon, or a combination thereof.
- 14. The method of claim 10, wherein the implanting energy during said first implantation step is kept in the range of approximately 50-150 keV.

20

- 15. The method of claim 10, wherein the implanting dose during said first implantation step is in the range of approximately 1×10^{11} / cm² to 1×10^{14} / cm².
- 16. The method of claim 10, wherein said semiconductive material comprises one of silicon and germanium.

17. The method of claim 10, further comprising implanting ions of a second predefined conductivity type opposed to the first conductivity type during a third implantation step into the amorphized portions of said substrate.

5

18. The method of claim 17, further comprising:

forming spacer elements adjacent to a portion of the sidewalls of said gate structure; and

implanting ions of a predefined conductivity type corresponding to one of said first and second conductivity types during a fourth implantation step through at least the portions of said surface not covered by said gate structure and said spacer elements.

19. The method of claim 10, wherein said field effect transistor is one of an NMOS and a PMOS transistor.

15

10

20. The method of claim 10, wherein said substrate is rotated approximately 180 degrees about an axis substantially perpendicular to said surface at least once during said first implantation step.

20

- 21. A method of forming at least one field effect transistor on a semiconductive substrate, the method comprising:
 - forming at least one gate structure above an active region of said at least one transistor;
 - implanting ions of at least one material through the portions of the surface of said substrate not covered by said at least one gate structure by exposing the

surface of said substrate to at least one ion beam of said at least one material so as to substantially amorphize the exposed portions of said substrate to a predefined depth;

5

wherein the tilt angle of said ion beam with respect to a direction perpendicular to the surface of said substrate is varied according to a predefined time schedule comprising a plurality of implanting periods, and

wherein said tilt angle is kept within a predefined range during each implanting period.

. 10

- 22. The method of claim 21, wherein said tilt angle may be varied in the range of approximately 10 to 80 degrees.
- 23. The method of claim 21, wherein said at least one material comprises heavy inert ions.

15

- 24. The method of claim 23, wherein said heavy inert ions comprise one of xenon, germanium, silicon, argon, or a combination thereof.
- 25. The method of claim 21, wherein said implanting periods have different lengths.
- 26. The method of claim 21, wherein said tilt angle is kept substantially constant during each implanting period.

- 27. The method of claim 21, wherein the implanting energy is varied according to the predefined time schedule and wherein, during each implanting period, the implanting energy is kept within a predefined range.
- 28. The method of claim 27, wherein said implanting energy is varied in the range of approximately 50-150 keV.

10

15

- 29. The method of claim 21, wherein the implanting dose is varied according to said predefined time schedule and wherein the implanting dose is kept within a predefined range during each implanting period.
- 30. The method of claim 29, wherein said implanting dose is varied in the range of approximately 1×10^{11} / cm² to 1×10^{14} / cm².
- 31. The method of claim 21, wherein said semiconductive material comprises one of silicon and germanium.
- 32. The method of claim 21, wherein said field effect transistor is one of an NMOS and a PMOS transistor.
- 33. The method of claim 21, wherein said substrate is rotated approximately 180 degrees about an axis substantially perpendicular to said surface at least once during each implanting period.

34. A method of forming at least one field-effect transistor on a semiconductive substrate, the method comprising:

5

10

15

20

25

forming at least one gate structure above an active region of said at least one transistor;

implanting ions of at least a first material during a first implantation step through the portions of the surface of said substrate not covered by said gate structure by exposing the surface of said substrate to at least one ion beam of said at least one material so as to substantially amorphize the exposed portions of said substrate to a predefined depth;

implanting ions of a first predefined conductivity type during a second implantation step through the portions of the surface of said substrate not covered by said gate structure so as to form halo structures into the amorphized portions of said substrate;

wherein during said first implantation step the tilt angle of said ion beam with respect to a direction perpendicular to the surface of said substrate is varied according to a predefined time schedule comprising a plurality of implanting periods, and

wherein said tilt angle is kept within a predefined range during each implanting period.

- 35. The method of claim 34, wherein during said first implantation step said tilt angle may be varied in the range of approximately 10 to 80 degrees.
- 36. The method of claim 34, wherein said at least one material comprises heavy inert ions.

- 37. The method of claim 36, wherein said heavy inert ions comprise one of xenon, germanium, silicon, argon, or a combination thereof.
- 38. The method of claim 34, wherein said implanting periods have different lengths.

10

15

- 39. The method of claim 34, wherein the tilt angle is substantially kept constant during each implanting period.
- 40. The method of claim 34, wherein during said first implantation step the implanting energy is varied according to said predefined time schedule and wherein during each implanting period the implanting energy is kept within a predefined range.
- 41. The method of claim 40, wherein said implanting energy may be varied in the range of approximately 50-150 keV.
 - 42. The method of claim 34, wherein during said first implantation step the implanting dose is varied according to said predefined time schedule and wherein the implanting dose is kept within a predefined range during each implanting period.
 - 43. The method of claim 42, wherein said implanting dose may be varied in the range of approximately $1 \times 10^{11}/\text{cm}^2$ to $1 \times 10^{14}/\text{cm}^2$.

- 44. The method of claim 34, wherein said semiconductive material comprises one of silicon and germanium.
- 45. The method of claim 34, further comprising implanting ions of a second predefined conductivity type opposed to said first conductivity type during a third implantation step into the amorphized portions of said substrate.
 - 46. The method of claim 45, further comprising:

10

15

forming spacer elements adjacent to a portion of the sidewalls of said gate structure; and

implanting ions of a predefined conductivity type corresponding to one of said first and second conductivity types during a fourth implantation step through at least the portions of said surface not covered by said gate structures and said spacer elements.

- 47. The method of claim 34, wherein said field effect transistor is one of an NMOS and a PMOS transistor.
- 48. The method of claim 34, wherein during said first implantation step said substrate is rotated approximately 180 degrees about an axis substantially perpendicular to said surface at least once during each implanting period.